



Certificate no: UC-ab16698b-e92d-4891-ba94-835253a010f3

Certificate url: ude.my/UC-ab16698b-e92d-4891-ba94-835253a010f3

Reference Number: 0004

CERTIFICATE OF COMPLETION

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors **Kumar Khandagle**

Prakash Mahapatra

Date **Dec. 25, 2025**

Length **16.5 total hours**